Memorial University DAI: Compiling a synchronous programming language into field programmable gate arrays

advanced search

Digital Archives Initiative
Memorial University - Electronic Theses and Dissertations 3

menu off

add document to favorites : add page to favorites : reference url

back to results : previous : next

Search this object:

0 hit(s) :: previous hit : next hit

View:

previous page : next page

Document Description

Title	Compiling a synchronous programming language into field programmable gate arrays
Author	Shen, Ying, 1964-
Description	Thesis (M.Eng.)--Memorial University of Newfoundland, 1999. Engineering and Applied Science
Date	1999
Pagination	ix, 139 leaves : ill.
Subject	Computer hardware description languages; Field programmable gate arrays; Functional programming languages; Programmable array logic
Degree	M.Eng.
Degree Grantor	Memorial University of Newfoundland. Faculty of Engineering and Applied Science
Discipline	Engineering and Applied Science
Language	Eng
Notes	Bibliography: leaves 100-102
Abstract	This thesis shows how to compile a program expressed by a novel hardware description language, the State Machine Algol-Like Language (SMALL), into Field- Programmable Gate Arrays (FPGAs). A "netlist generator" for the SMALL language is created to transform a parallel Algorithmic State Machine (ASM) chart into a structural VHDL description. The one-hot encoding technique is used for the transformations. The structural VHDL description for the netlist is simulated and synthesised by Synopsys VSS (VHDL System Simulator) and Synopsys FPGA Compiler, respectively. The netlist is very simple and the components of the netlist consist of only D-type flip-flops and basic gates. The Design Manager of the Xilinx Alliance Series version 1.4 is used to produce configuration data for Xilinx FPGA chips. The Xilinx XC4000 family is employed as the target FPGA device. -- The simulation results for several SMALL programs indicate that the netlist generator performs the specified requirements for all the statements and all the operators in the SMALL language. -- Using the netlist generator and existing place-and-route tools makes the implementation of SMALL programs on FPGAs easy. This research offers a significant advance on the original SMALL implementation. Due to its simplicity and simple semantics, it is believed that the SMALL language will be widely used in many areas in the future.
Type	Text
Resource Type	Electronic thesis or dissertation
Format	Image/jpeg; Application/pdf
Source	Paper copy kept in the Centre for Newfoundland Studies, Memorial University Libraries
Local Identifier	a1395726
Rights	The author retains copyright ownership and moral rights in this thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without the author's permission.
Collection	Electronic Theses and Dissertations
Scanning Status	Completed
PDF File	(13.95 MB) -- http://collections.mun.ca/PDFs/theses/Shen_Ying.pdf
CONTENTdm file name	108925.cpd